Scalable Hardware Mechanism for Partitioned Circuits Operation
نویسندگان
چکیده
منابع مشابه
Trusted Hardware for Partitioned Multicore
This paper aims to give a comprehensive design of the trusted hardware layer for a partitioned multicore processor. We start our design with the Trusted Platform Module (TPM) and propose changes to the TPM architecture that are necessary for a partitioned multicore processor. We propose several security measures to make the system secure against plausible known attacks. We analyze the system im...
متن کاملScalable Inductive Learning on Partitioned Data
With the rapid advancement of information technology, scalability has become a necessity for learning algorithms to deal with large, real-world data repositories. In this paper, scalability is accomplished through a data reduction technique, which partitions a large data set into subsets, applies a learning algorithm on each subset sequentially or concurrently, and then integrates the learned r...
متن کاملSPITFIRE: scalable parallel algorithms for test set partitioned fault simulation
We propose three synchronous parallel algorithms for scalable parallel test set partitioned fault simulation. The algorithms are based on a new two-stage approach to parallelizing fault simulation for sequential VLSI circuits in which the test set is partitioned among the available processors. The test set partitioning inherent in the algorithms overcomes the good circuit logic simulation bottl...
متن کاملScalable Hardware Mechanisms for Superscalar Processors
of the Dissertation Scalable Hardware Mechanisms for Superscalar Processors by Steven Daniel Wallace Doctor of Philosophy in Electrical and Computer Engineering University of California, Irvine, 1997 Professor Nader Bagherzadeh, Chair Superscalar processors fetch and execute multiple instructions per cycle. As more instructions can be executed per cycle, an accurate and high bandwidth instructi...
متن کاملATPG for combinational circuits on configurable hardware
In this paper, a new approach for generating test vectors that detects faults in combinational circuits is introduced. The approach is based on automatically designing a circuit which implements the -algorithm, an automatic test pattern generation (ATPG) algorithm, specialized for the combinational circuit. Our approach exploits fine-grain parallelism by performing the following in three clock ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ECTI Transactions on Computer and Information Technology (ECTI-CIT)
سال: 2018
ISSN: 2286-9131,2286-9131
DOI: 10.37936/ecti-cit.2018122.142511